

Bibliography

- [1] Nick Atchison and Ron Ross. Wafer zone based yield analysis. In *International Symposium on Semiconductor Manufacturing*, pages E51–E55. IEEE, 1997.
- [2] C. Neil Berglund. A unified yield model incorporating both defect and parametric effects. *IEEE Transactions on Semiconductor Manufacturing*, 9(3):447–454, 1996.
- [3] J. Bertrand. Calcul des probabilités, 1907. Paris.
- [4] Gunnar Blom. *Statistical Estimates and Transformed Beta-Variables*. John Wiley & Sons, New York, 1958.
- [5] Leo Breiman, Jerome H. Friedman, J. A. Olshen, and C. J. Stone. *Classification and Regression Trees*. Wadsworth International Group, Belmont, California, 1984. Reprinted 1993 by Chapman and Hall, New York.
- [6] The Chemical Rubber Company. *Standard Mathematical Tables*, 21st edition, 1973.
- [7] Randall S. Collica, Jill P. Card, and William Martin. SRAM bitmap shape recognition and sorting using neural networks. *IEEE Transactions on Semiconductor Manufacturing*, 8(3):326–332, 1995.
- [8] Wacker Siltronic Corporation. *How to Make Silicon*. Published at website <http://www.wafernet.com/PresWK/>, 1999.
- [9] James A. Cunningham. The use and evaluation of yield models in integrated circuit manufacturing. *IEEE Transactions on Semiconductor Manufacturing*, 3(2):60–71, 1990.

- [10] Sean P. Cunningham. Applications of spatial statistics to semiconductor wafer defects. Master's thesis, U. C. Berkeley, 1995.
- [11] Sean P. Cunningham. *The development and use of in-line estimates in semiconductor manufacturing*. PhD thesis, U. C. Berkeley, 1995.
- [12] Sean P. Cunningham, Costas J. Spanos, and Katalin Voros. Semiconductor yield improvement: Results and best practices. *IEEE Transactions on Semiconductor Manufacturing*, 8(2):103–109, 1995.
- [13] J. S. Denker, W. R. Gardner, H. P. Graf, D. Henderson, R. E. Howard, W. Hubbard, L. D. Jackel, H. S. Baird, and I. Guyon. Neural network recognizer for hand-written zip code digits. In *Neural Information Processing Systems 1*, page 323, San Mateo, CA, 1989. Morgan Kaufmann.
- [14] Richard O. Duda and Peter E. Hart. *Pattern Classification and Scene Analysis*. John Wiley and Sons, New York, 1973.
- [15] Faryar Etesami and Hong Qiao. Analysis of Two-dimensional Measurement Data for Automated Inspection. *Journal of Manufacturing Systems*, 9(1):21–34, 1990.
- [16] Ariel Flat. personal communication, October 1996.
- [17] David J. Friedman, Mark H. Hansen, Vijayan N. Nair, and David A. James. Model-free estimation of defect clustering in integrated circuit fabrication. *IEEE Transactions on Semiconductor Manufacturing*, 10(3):344–359, 1997.
- [18] Takashi Isobe, Eric D. Feigelson, Michael G. Akritas, and Gutti Jogesh Babu. Linear Regression in Astronomy I. *Astrophysical Journal*, 364:104, November 20, 1990.
- [19] Manabu Itsumi, Hideo Akiya, Satoshi Nakayama, and Hideo Yoshino. Spectrum analysis and vector representation of SRAM bit failures. *IEEE Transactions on Semiconductor Manufacturing*, 8(3):365–370, 1995.
- [20] Ulrich Kaempf. The binomial test: A simple tool to identify process problems. *IEEE Transactions on Semiconductor Manufacturing*, 8(2):160–166, 1995.

- [21] Wilfred Kaplan. *Advanced Calculus*. Addison-Wesley Publishing Co., Reading, Mass, second edition, 1973.
- [22] M. G. Kendall and P. A. P. Moran. *Geometrical Probability*, volume 10 of *Griffin's Statistical Monographs and Courses*. Charles Griffin and Co., Ltd., 42 Drury Lane, London, W.C.2, 1963.
- [23] Jitendra B. Khare, Wojciech Maly, Susanne Griep, and Doris Schmitt-Landsiedel. Yield-oriented computer-aided defect diagnosis. *IEEE Transactions on Semiconductor Manufacturing*, 8(2):195–206, 1995.
- [24] Y. Le Cun, B. Boser, J. S. Denker, D. Henderson, R. E. Howard, W. Hubbard, and L. D. Jackal. Backpropagation applied to hand-written zip code recognition. *Neural Computation*, 1(4):541–551, 1989.
- [25] John MacPherson. Identification and analysis of clustered defects, 1994.
- [26] Wojciech Maly and Samir B. Naik. Process monitoring oriented IC testing. In *International Test Conference*, pages 527–532. IEEE, 1989.
- [27] Wojciech Maly, Bonnie Trifilo, Randall A. Hughes, and Alfred Miller. Yield diagnosis through interpretation of tester data. In *International Test Conference*, pages 10–20. IEEE, 1987.
- [28] W. Malzfeldt, W. Mohr, H. D. Oberle, and K. Kodalle. Fast automatic failbit analysis for drams. In *International Test Conference*, pages 431–438. IEEE, 1989.
- [29] John Mandel. *The Statistical Analysis of Experimental Data*. Dover Publications, Inc., Mineola, NY, 1984. Corrected reprint of 1964 edition, published by John Wiley & Sons.
- [30] Paul Marcoux, Thomas R. Cass, Richard R. Clark, Dennis M. Hayes, Sau-Lan Ng, Yoshio Nishi, and Berni Phillips. An integrated failure analysis environment: An experimental model for research and developement. In *International Symposium on Semiconductor Manufacturing*, pages 139–142. IEEE, June 1994.

- [31] Hanno Melzner. Statistical modeling and analysis of wafer test fail counts. In *Advanced Semiconductor Manufacturing Conference*, pages 266–271. IEEE, 2002.
- [32] P. K. Mozumder and A. J. Strojwas. Statistical control of VLSI fabrication processes. *Proceedings of the IEEE*, 78(2):436–455, 1990.
- [33] Mary C. Murphy Hoyer. Artificial intelligence in semiconductor manufacturing for process development, functional diagnostics, and yield crash prevention. In *International Test Conference*, pages 939–946. IEEE, 1986.
- [34] Kazunori Nemoto, Shuji Ikeda, Osamu Yoshida, Shunji Sasabe, and Hua Su. A statistical method for reducing systematic defects in the initial stages of production. In *Advanced Semiconductor Manufacturing Conference*, pages 77–81. IEEE, 2002.
- [35] Makoto Ono, Kazunori Nemoto, and Makoto Ariga. An effective method for yield enhancement using zonal defect recognition. In *International Symposium on Semiconductor Manufacturing*, pages E25–E28. IEEE, 1997.
- [36] James Pak, Richard Kittler, and Ping Wen. Advanced methods for analysis of lot-to-lot yield variation. In *International Symposium on Semiconductor Manufacturing*, pages E17–E20. IEEE, 1997.
- [37] Jeff Yung-Choa Pan and Jay M. Tenenbaum. P.I.E.S.: An engineer’s ‘do-it-yourself’ knowledge system for interpretation of parametric test data. In *American Association of Artificial Intelligence Conference*, pages 836–843. AAAI, 1986.
- [38] H. Poincaré. *Calcul des probabilités*, 1912. Second edition, Paris.
- [39] F. P. Preparata and M. I. Shamos. *Computational Geometry, An Introduction*. Springer-Verlag, New York, NY, 1985.
- [40] Venkat Raghavan. Application of decision trees for integrated circuit yield improvement. In *Advanced Semiconductor Manufacturing Conference*, pages 262–265. IEEE, 2002.

- [41] Sheldon Ross. *A First Course in Probability*. Macmillan Publishing Co., New York, second edition, 1984.
- [42] Robert J. Schalkoff. *Pattern Recognition: Statistical, Structural and Neural Approaches*. John Wiley & Sons, Inc., New York, NY, 1992.
- [43] Gary Scher, Dennis H. Eaton, Barry R. Fernelius, James Sorensen, and Jerry Akers. In-line statistical process control and feedback for VLSI integrated circuit manufacturing. In *International Electronic Manufacturing Technology Symposium*, pages 70–75. IEEE, 1989.
- [44] Robert Sedgewick. *Algorithms*. Addison-Wesley Publishing Co., Inc., Menlo Park, California, 1988.
- [45] Barry Simon, Javier Prado, and Larry Day. Software tools for analysis of wafer sort yield data. In *International Test Conference*, pages 670–679. IEEE, 1987.
- [46] Bruce B. Sindahl. Interactive graphical analysis of bit-fail map data using interactive pattern recognition. In *International Test Conference*, pages 687–692. IEEE, 1987.
- [47] Herbert Solomon. *Geometric Probability*. Regional Conference Series in Applied Mathematics. Society for Industrial and Applied Mathematics, 1978. Printed for SIAM by J. W. Arrowsmith Ltd., Bristol 3, England.
- [48] Charles H. Stapper. The effects of wafer to wafer defect density variations on integrated circuit defect and fault distributions. *IBM Journal of Research and Development*, 29(1):87–97, 1985.
- [49] Charles H. Stapper. On yield, fault distributions, and clustering of particles. *IBM Journal of Research and Development*, 30(3):326–338, 1986.
- [50] Charles H. Stapper. Correlation analysis of particle clusters on integrated circuit wafers. *IBM Journal of Research and Development*, 31(6):641–650, 1987.
- [51] Charles H. Stapper. LSI yield modeling and process monitoring. *IBM Journal of Research and Development*, 44(1/2):112–118, 2000.

- [52] Brian E. Stine, Duane S. Boning, and James E. Chung. Analysis and decomposition of spatial variation in integrated circuit processes and devices. *IEEE Transactions on Semiconductor Manufacturing*, 10(1):24–41, 1997.
- [53] Guy A. Story, Lawrence O’Gorman, David Fox, Louise Levy Shaper, and H. V. Jagadish. The rightpages image-based electronic library for alerting and browsing. *IEEE Computer*, 25(9):17–26, September 1992. See pages 20–21 for the kFill Algorithm.
- [54] S. M. Sze. *VLSI Technology*. McGraw-Hill Book Company, San Francisco, CA, 1983.
- [55] David W. Tank and John J. Hopfield. Concentrating information in time: Analog neural networks with applications to speech recognition. In *First International Conference on Neural Networks*, volume IV, pages 455–468, 1987.
- [56] David Teets. A model for radial yield degradation as a function of chip size. *IEEE Transactions on Semiconductor Manufacturing*, 9(3):467–471, 1996.
- [57] Julius T. Tou and Rafael C. Gonzalez. *Pattern Recognition Principles*. Addison-Wesley Publishing Co., Advanced Book Program, Reading, Massachusetts, 1974.
- [58] A. Tyagi and M. A. Bayoumi. The nature of defect patterns on integrated circuit wafer maps. *IEEE Transactions on Reliability*, 43(1):22–29, 1994.
- [59] Alexander Waibel. Modular construction of time-delay neural networks for speech recognition. *Neural Computation*, 1:39–46, 1989.
- [60] R. J. Williams. The logic of activation functions. In *Parallel Distributed Processing*, chapter 10. The MIT Press, Cambridge, MA, 1986.